Up-Scaling Graphene Electronics by Reproducible Metal−Graphene Contacts

Kamal Asadi,*^{,†} Eugene C. Timmering,[‡] Tom C. T. Geuns,[‡] Amaia Pesquera,[§] Alba Centeno,[§] Amaia Zurut[uz](#page-5-0)a, SJohan H. Klootwijk, $\frac{4}{3}$ Paul W. M. Blom, $\frac{4}{3}$ and Dago M. de Leeuw^{†,||}

† Max-Planck Institute for Polymer Research, Ackermannweg 10, D-55128 Mainz, Germany

‡ Philips Research Laboratories, High Tech Campus 4, 5656 AE Eindhoven, The Netherlands

§ Graphenea S.A., Tolosa Hiribidea 76, 20018 Donostia-San Sebastian, Spain

∥ King Abdulaziz University, Abdullah Sulayman, 22254 Jeddah, Saudi Arabia

S Supporting Information

[AB](#page-5-0)STRACT: [Chemical vap](#page-5-0)or deposition (CVD) of graphene on top of metallic foils is a technologically viable method of graphene production. Fabrication of microelectronic devices with CVD grown graphene is commonly done by using photolithography and deposition of metal contacts on top of the transferred graphene layer. This processing is potentially invasive for graphene, yields large spread in device parameters, and can inhibit up-scaling. Here we demonstrate an alternative process technology in which both lithography and contact deposition on top of graphene are prevented. First a prepatterned substrate is fabricated that contains all the device

layouts, electrodes and interconnects. Then CVD graphene is transferred on top. Processing parameters are adjusted to yield a graphene layer that adopts the topography of the prepatterned substrate. The metal−graphene contact shows low contact resistances below 1 kΩ μ m for CVD graphene devices. The conformal transfer technique is scaled-up to 150 mm wafers with statistically similar devices and with a device yield close to unity.

KEYWORDS: graphene transistor, contact resistance, conformal transfer, CTLM, reproducible contact

ENTRODUCTION

Graphene transistors hold great promise for microelectronic applications.^{1−10} There is a manifold of challenges, as pointed out by the International Technology Roadmap for Semiconductors, [tow](#page-5-0)ard integration and up-scaling of graphene electronic devices. One challenge, according to the roadmap, is to develop a CMOS compatible process that enables reproducible formation of low resistance contact.¹¹

Like any electronic device Ohmic contacts to graphene with low contact resistances, R_c 's, are required for [in](#page-5-0)jection and extraction of majority charge carriers.¹² Variation in the contact resistance would lead to parameter spread of the discrete graphene transistors which limits u[p-sc](#page-5-0)aling and integration.¹³ Therefore, a technology is needed that allows formation of reproducible low resistance Ohmic metal−graphene conta[cts](#page-5-0) on a wafer-scale, and that yields statistically similar devices with narrow parameter spread.¹¹

The contact resistance is usually evaluated with a combination of two an[d](#page-5-0) four point probes or by transfer length methods (TLM). The lowest reported contact resistance is 110 \pm 20 Ωμm for Pd on exfoliated graphene.¹⁴ Mechanical exfoliation, however, is an inappropriate graphene production technique for industrial up-scaling. Catalytic c[hem](#page-5-0)ical vapor deposition (CVD), whereby a precursor is decomposed at elevated temperatures of around 1000 °C on large Cu substrates, is an industrially viable graphene production technique.¹⁵ CVD grown graphene can then be transferred to any other substrate after wet etching of the copper.¹⁶ Subseque[ntly](#page-5-0), devices are fabricated by conventional topdown processes, i.e., optical photolithography using a UV-lig[ht](#page-5-0) source and deposition of the contact. In Figure 1a, we have provided an overview of the reported contact and sheet resistances of the graphene transistors fabricate[d](#page-1-0) with CVD graphene grown on copper or nickel. The metal used for the contact is usually Ti/Au. We note that we have limited the literature review to only transferred CVD graphene. Mechanically exfoliated graphene devices and those based on graphene grown on SiC are excluded for the sake of fair comparison. It is apparent from Figure 1a that there is large scattering in the reported values for R_c and R_{sh} .

It is well-documente[d](#page-1-0) in the literature that the conventional device fabrication process steps are invasive and alter the electrical properties of the CVD-graphene layer.^{16−28} Direct deposition of metal contacts onto graphene results in damaging

Received: November 26, 2014 Accepted: April 22, 2015 Published: April 22, 2015

Figure 1. (a) Overview of the reported R_c values as a function of R_{sh} for devices based on CVD grown graphene transferred onto silicon wafer with thermally grown SiO₂ oxide layer. CVD graphene obtained from SiC is excluded. For fair comparison, the device parameters before any postfabrication-treatments of the contacts are compared. Several contact metals have been examined: ref 29, Cu/graphene; ref 30, Au/Ti/graphene; ref 31, Au/graphene; ref 32, Au/Ti/graphene; ref 33, Au/Pd/Ti/graphene, Au/Ni/graphene, and Au/Ti/graphene; ref 34, Au/Pd/Ti/graphene; ref 35, Al/Cr/Au/graphene; ref 36, Au/Ti/graphene; ref 37, Au/Ti/graphene; ref 38, Au/Ni/graphene. For comparison our data is included in the graph, where both low R_c and R_{sh} have been obtained. (b) In top panel, a photograph of a transferred CV[D gr](#page-6-0)aphene layer on to[p o](#page-6-0)f a thermally oxidized [sili](#page-6-0)con wafer is pres[ent](#page-6-0)ed. Bottom panel sh[ows](#page-6-0) the same graphene layer after going through the conventional [de](#page-6-0)vice fabrication process, [i.e.,](#page-6-0) lithography, contact dep[ositi](#page-6-0)on, and then lift-off. T[he](#page-6-0) processing resulted in [par](#page-6-0)tial removal of the graphene layer as seen by the color contrast on the image. Appearance of processing related defects that lower the device yield significantly is due to low adherence of the graphene layer to the substrate.

Figure 2. Graphene device fabrication by conformal transfer. (a) At stages 1 and 2 electrodes are defined by conventional photolithography on the wafer. At stages 1′ and 2′, CVD graphene grown on Cu is transferred onto a PMMA carrier layer. Graphene is indicated by the black line. At stage 3, by tuning the transfer parameters, conformal transfer of graphene onto the prepatterned wafer is obtained; finally at stage 4, PMMA is washed away, and the graphene device is obtained. (b) Photograph of a patterned 150 mm wafer with graphene transferred onto the whole area. Patterned Au contacts have a thickness of 150 nm.

and uncontrolled doping of the graphene under the contact area. To show the invasive nature of the conventional processing, in Figure 1b, we present images of a transferred CVD graphene layer on a silicon substrate. Before conventional device processing, it is observed that the graphene layer uniformly covers the substrate. Subsequently, conventional photolithography and gold deposition were performed. After lift-off and realization of patterned gold rings, we have observed that, for a "clean" transferred graphene, due to the weak adhesion of graphene to the substrate, shear forces during the resist coating and lift-off processes remove parts of the transferred graphene layer, as shown in Figure 1b. As a result,

up-scaling and reproducing statistically similar devices with CVD graphene is hampered.

To prevent any damage to the graphene by processing, here we introduce conformal graphene transfer, as schematically depicted in Figure 2. First source and drain electrodes and interconnects are processed on a heavily doped 150 mm Si single crystal substrate that serves as the common gate electrode with 250 nm thermally grown oxide. The electrodes are made by standard semiconductor processing: metal deposition and photolithography. Then, a CVD grown graphene monolayer is transferred on top of the prefabricated substrate. With adjustments to the processing parameters, a

Figure 3. Conformal graphene transfer. (a) A CTLM device with contact spacing and width of 10 and 1000 μm, respectively. (b) SEM picture of the graphene film transferred onto a smooth 150 mm Si monitor wafer. (c) SEM top image of graphene transferred onto a prepatterned substrate. The image shows the Au contacts of the CTLM structure, as well as the area in between the contacts that are uniformly covered with graphene. Different areas are marked, wherein Gr stands for graphene. The channel length is $10 \mu m$. (d) SEM cross-section of the CTLM contact showing the conformal coverage of the graphene.

conformal transfer of graphene was obtained, meaning that the graphene layer adopts the topography of the prepatterned substrate. Direct metal deposition onto graphene is prevented, and processing related structural damage to the CVD graphene layer is minimized. The formation of the contact between metal and graphene is noninvasive. The metal−graphene contacts were investigated using the circular transmission line method (CTLM), which advantageously alleviates the need for patterning of graphene.³⁹ We show that conformal graphene transfer is a reliable and reproducible fabrication technique for CVD graphene devices. [T](#page-6-0)he technique is scaled-up to 150 mm wafers with statistically similar devices and with a device yield of unity.

■ CONFORMAL GRAPHENE TRANSFER

CTLM test structures were fabricated on 150 mm Si wafers with 250 nm of thermally grown $SiO₂$. The highly doped p-type substrate acts as a common gate. Au electrodes of 150 nm thick were defined by conventional I-line photolithography. A 2 nm Ti was used as an adhesion layer. Ti and Au were both deposited by sputtering. The diameter of the inner electrode was kept constant at 319 μ m to result in an electrode width of 1000 μ m, as shown in Figure 3a, and the electrode spacing systematically varied from 0.75 to 40 μ m. The SiO₂ surface was passivated with hexamethyldisilazane (HMDS) prior to conformal graphene transfer.

Graphene was grown on 25 μ m Cu foils in a cold walled CVD reactor using methane as precursor. The foils were annealed in a H_2/Ar atmosphere at 1000 °C. Graphene was grown at 1000 °C using a low methane flow and low pressure. Once the growth was complete the graphene was transferred via a wet transfer process by spin-coating a sacrificial poly(methyl methacrylate) (PMMA) layer on the Cu foil. The thickness of the PMMA layer was typically a few micrometers. We note that there can be an inhomogeneity in PMMA layer thickness amounting to maximum 10% of the total thickness. Then, the Cu was etched with a 1 M ferric chloride solution for several hours. After etching, the PMMA/ graphene was thoroughly washed twice in fresh deionized water bath. For the transfer to the target substrate, the PMMA/ graphene films were floated off in fresh deionized water bath with a submerged substrate. The PMMA/graphene films were very slowly picked up from beneath with unpatterned smooth Si monitor wafer or a prepatterned substrate. After the residual water has evaporated, the PMMA layer was removed with a fresh acetone bath. Subsequently the exposed transferred graphene was washed in a deionized water bath. The final cleaning processes were repeated several times to minimize the PMMA debris. Raman spectra of the transferred graphene are given in the Supporting Information, Figure S1. The spectra show the typical fingerprint of CVD monolayer graphene with only a very [small defect peak. Opt](#page-5-0)ical microscopy showed almost no transfer debris, Supporting Information Figures S2 and S3. The morphology of transferred graphene onto the monitor wafer was furthe[r investigated by scannin](#page-5-0)g electron microscopy (SEM), shown in Figure 3b. The graphene layer is a fully closed monolayer and shows intrinsic features like ridges and islands of second graphene layers, which are inherent to CVD grown graphene.

Subsequently, the transferred graphene onto a prepatterned substrate with an uneven topography was studied by SEM. At the contact edges cracks and therefore a discontinuous layer might be expected. Hence we investigated the morphology and continuity of the graphene layer transferred onto a prepatterned substrate, and compared it with the graphene transferred onto a smooth monitor wafer. The image of Figure 3c shows that the morphology on the Au contact and that on the $SiO₂$ layer are identical to that of a graphene layer transferred to the monitor wafer, Figure 3b. Extensive inspection of the samples shows that the transfer of the graphene onto a prepatterned wafer with topographical differences does not lead to an increase in extrinsic defects like cracks or film discontinuities. Finally, the SEM cross section of Figure 3d shows that the coverage of graphene is conformal; the transferred graphene follows the topography of the patterned substrate. Because the contacts are square the step coverage is not unity. Figure 2d shows that the area close to the contact that is not covered is comparable to the contact height, yielding a bending angle o[f](#page-1-0) the graphene monolayer of about 45°. This means that for long channel lengths the graphene is in close contact with the substrate surface. For a very short channel length suspended graphene with an air gap is expected.

■ CONTACT RESISTANCE

Contact resistances were extracted by CTLM measurements. CTLM, like the conventional TLM technique, also allows extraction of the graphene sheet resistance, $R_{\rm sh}$, contact

resistance, $R_{\rm c}$ and transfer length, $L_{\rm t}$. We used CTLM test structure, because it circumvents the need for patterning of graphene.^{39−41} We note that CTLM also eliminates parasitic effects such as nonuniform or undefined electric field at the sharp co[rners.](#page-6-0)³⁹ A full description of the TLM and CTLM methods is given in the Supporting Information.

Four point [pro](#page-6-0)be measurements were carried out by forcing a constant dc current a[nd measuring the voltage](#page-5-0) drops across the contacts. Four different current levels, ranging from 10 μ A to 10 mA, were applied. Both current injection into the graphene layer and current extraction from the graphene layer were measured. Identical injection and extraction parameters unambiguously show the absence of an injection barrier and, hence, confirm the Ohmicity of the contacts for both forward and reverse bias. Total resistance between the inner and surrounding contact was calculated by dividing the measured voltage drop by the forced current, corrected with a geometrical factor for each device (see Supporting Information).

A typical CTLM resistance plot is given in Figure 4a,b for both current injection/ext[raction at 1 mA. The](#page-5-0) resistance

Figure 4. Circular transmission line measurements (CTLM). The resistance between the inner and surrounding contacts as a function of gap spacing between the two electrodes for (a) current injection and (b) current extraction. The gap spacing was varied between 0.75 and 40 μ m. The diameter of the inner contact was 319 μ m yielding a contact width, W , of 1000 μ m. The equations give the linear fit to data with the slope being $R_{\rm sh}/W$ and intercept being $2R_{\rm c}$. (c) Extracted values for the sheet resistance, $R_{\rm sh}$, contact resistance, $R_{\rm c}$, and transfer length, L_t , as a function of current calculated from CTLM measurements of several test structures, both for charge injection and charge extraction.

increases with electrode spacing. Contact and sheet resistances were determined by least-squares linear fits. Excellent fits are obtained for both current injection and extraction, with R^2 of 0.9999. From the slope of the linear fit, $R_{sh} = 480 \Omega / \Box$ was obtained, whereas from the intercepts with the resistance and gap spacing axes, $R_C = 855 \Omega \mu m$ and $L_t = 1.78 \mu m$ for both injection and extraction were obtained. Reported values of R_{sh} for CVD graphene are highly scattered, as shown in Figure 1a, ranging from several hundred Ω/\square to typically a few k Ω/\square . Achieving low values for both R_{sh} and R_c indicates that de[vic](#page-1-0)e fabrication by conformal transfer procedure can yield high quality graphene devices with low resistance contacts. To examine the contacts further, for both injection and extraction processes, we performed CTLM measurements over a wide current range. Figure 4c shows the variation of the device parameters with the current level for both current injection and extraction in several different test structures. Achieving the same device parameters for both forward and reverse bias, within the experimental error, for over 4 orders of magnitude variation in current indicates that there is no injection barrier between gold and graphene and that Au/graphene contact is Ohmic. We note that correct evaluation of device parameters using any TLM method requires a graphene layer with a uniform sheet resistance. Contact formation by direct deposition of metal onto graphene induces damage such as unintentional doping that alters the uniformity of the sheet resistance under the contact area. Hence, the uniformity of the sheet resistance is disrupted, and the extracted transfer length, Lt, cannot be correctly interpreted. Using conformal transfer, however, unintentional doping in prevented. Nevertheless the question regarding the validity of the extracted transfer length, Lt, remains open because we have assumed constant sheet resistance for the graphene layer everywhere, for which there is no valid experimental evidence at this point.

To be a viable technology, conformal transfer should produce statistically similar devices. To determine the parameter spread we measured 64 different CTLM test structures. In total more than 600 devices were measured. Values extracted for the sheet resistance, $R_{\rm sh}$, contact resistance, $R_{\rm c}$ and transfer length, $L_{\rm t}$ are presented in the histograms of Figure 5. The histograms show a very narrow distribution for each of the device parameters. The fully drawn red curve is a Gaussi[an](#page-4-0) distribution fitted to the histograms. Very narrow distributions with good fit qualities, R^2 , are achieved. A clear indication that the graphene devices are statistically similar. The mean values achieved for $R_{\rm sh}$, $R_{\rm c}$, and $L_{\rm t}$, amount to 500 Ω/\Box , 980 Ω μm, and 2.02 μm, respectively. The conformal transfer process technology can therefore be used as a platform to fabricate reproducible devices that operate reliably over a broad current range.

We further note that the device parameters did not show significant changes as the temperature was lowered. At low temperatures, down to 30 K, R_c and L_t did not show any systematic change and remained temperature independent. At the same time, R_{sh} showed a steady decrease by only a factor of 2 at 30 K compared to its room temperature value.

E FIELD-EFFECT TRANSISTORS

The device parameters of Figures 4 and 5 were extracted using a floating back gate. Because the parameters may depend on the charge carrier density, they were extract[ed](#page-4-0) as a function of gate bias. A constant current at different levels was forced between the inner and the surrounding electrode. The voltage drop

Figure 5. Device parameter spread. Extracted values for the (a) sheet resistance, R_{sb} (b) contact resistance, R_{c} and (c) transfer length, L_{t} , measured for 64 different CTLM structures. For all measurements, the current level was fixed at 100 μ A. The fully drawn curve is a Gaussian fit to the data. The insets present mean values for the R_c , $R_{\rm sh}$, and L_t extracted from the Gaussian fits, σ is the width of the Gaussian, and R^2 represents the fit quality.

between the source and drain electrodes was measured as a function of gate bias. Figure 6a−c shows the extracted sheet

Figure 6. Gate bias dependence. (a,b,c) Values for the sheet resistance, $R_{\rm sh}$, contact resistance, $R_{\rm c}$, and transfer length, $L_{\rm t}$, extracted from CTLM measurements as a function of applied gate bias. (d) Contact resistance plotted as a function of sheet resistance on a linear scale.

resistance, the contact resistance, and the transfer length. The sheet resistance, shown in Figure 6a, gradually increases with increasing positive gate bias. The CVD graphene is p-type doped, and with increasing gate bias the graphene channel gets depleted from holes. The charge neutrality, or Dirac, point is beyond 60 V and experimentally not accessible. We note that the shift of the Dirac point to positive gate voltages is typical for CVD graphene.¹⁶ From the gate bias dependence we calculate a hole mobility of 2500 cm²/(V s).

The charge [inj](#page-5-0)ection takes place on top of the contact, as schematically depicted in Supporting Information Figure S6. Graphene lying on the contact is decoupled from the gate electrode. Hence, when th[e gate bias varies the chan](#page-5-0)ge in sheet resistance takes place only in the channel between the source and drain electrode. On top of the metal electrodes, graphene does not experience the gate field, because of screening by the Au electrodes. Consequently, the transfer length, as shown in Figure 6c, does not show any pronounced dependence on the gate bias and remains unchanged for different gate voltages.

The contact resistance depends on the gate bias. The dependence is comparable to that of the sheet resistance. When the contact resistance is plotted as a function of sheet resistance, a linear relation is found, as shown in Figure 6d, which can be used to estimate the lowest attainable contact resistance for Au on CVD graphene. Extrapolation of R_c to zero sheet resistance yields a minimum contact resistance of 280 Ω μ m. The value that is only 4–6 times the calculated minimum achievable resistance.¹⁴ We note that theoretical relationships between R_c and R_{sh} for graphene have been predicted.^{14,21,22,24} The exact mechanis[m h](#page-5-0)owever is yet to emerge and is beyond the scope of this paper.

The low sheet resistance of the graphene transistors suggests application in analog RF circuits, where the transistor should sustain high current densities. To estimate the maximum achievable current density we measured the output characteristics of the devices at zero gate bias. The $I_{ds} - V_{ds}$ characteristics, presented in Figure 7, are linear up to the

Figure 7. Maximum achievable current density in graphene transistors. A typical output characteristic of a graphene transistor at zero gate bias where current density is given as a function of source-drain bias. A linear dependence is obtained up to the highest current level of 0.5 A. Current density sustained by the electrodes is calculated from the transfer length and the device dimensions. Current density through graphene is calculated with the assumption of a 1 nm layer thickness.

highest measured current of 0.5 A. By using the transfer length for graphene transistors extracted from Figure 6, we calculate that the current density supplied by the contact reaches values as high as 10^8 A/m². The current density passing through the graphene layer, assuming a thickness of 1 nm, then is in excess of 10^{11} A/m², which to the best of our knowledge is the highest reported current density supplied by a transferred CVD graphene device. The mere fact that the source-drain electrodes can reliably supply such a large current density without failure points toward the good quality of the Au−graphene contact formed by conformal transfer.

■ CONCLUSION

We have presented conformal transfer of CVD graphene as a new technology for reproducible fabrication of graphene devices. The metal−graphene contacts are Ohmic, and show low contact resistances. Conformal transfer is scaled-up to 150 mm wafer technology with a device yield close to unity. The small parameter spread in extracted device parameters shows that the conformal transfer technology yields reproducible devices. The metal−graphene contacts did not experience any further post-fabrication treatments. Even higher contact quality, i.e., lower contact resistance, is anticipated upon conventional contact treatments such as thermal annealing. The immediate impact of conformal transfer technology is that it can be employed as a technique to reliably investigate the fundamental device physics of 2D materials.

■ METHODS

Graphene films were fabricated using methane as the precursor gas and copper foil (Alfa Aesar, 99.8%) as the metal catalyst in a cold walled CVD reactor (Aixtron).

Electrical measurements were carried out using a cascade M-150 manual probe station, equipped with DCM 210 precision micropositioners, connected to a Keithley 225 dc current source. For 4-point probe measurement, a constant current was forced. The voltage drop was measured using a Keithley 2400. For gated 4-point probe, the voltage drop as a function of gate bias was measured using a Keithley 4200 SCS with preamplifiers, using triaxial connections. The current was injected or extracted only from the middle electrode. The surrounding electrode was grounded. The voltage difference between these two electrodes was measured by another set of probes. The experiments were carried out at ambient conditions. To inspect the Ohmicity of the contacts, we forced 4 different current levels of ± 10 μ A, \pm 100 μ A, \pm 1 mA, and \pm 10 mA, where + sign refers to charge injection and − refers to charge extraction, respectively. For each current level, the voltage difference was recorded, and the total device resistance was calculated. For temperature dependent experiments, all electrical measurements were conducted in a cryogenic probe station (Janis Research Co.) with a base pressure of 10^{-5} mbar.

■ ASSOCIATED CONTENT

S Supporting Information

Raman spectra and optical images of transferred CVD graphene on the test substrates. A brief description of both TLM and CTLM. The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/ acsami.5b01869.

E [AUT](http://pubs.acs.org/doi/abs/10.1021/acsami.5b01869)[HOR](http://pubs.acs.org)[INFORMATION](http://pubs.acs.org)

Corresponding Author

*E-mail: asadi@mpip-mainz.mpg.de.

Notes

The auth[ors declare no competing](mailto:asadi@mpip-mainz.mpg.de) financial interest.

■ ACKNOWLEDGMENTS

We thank Hans Cillessen and Ruud Balkenende both from Philips Research (Eindhoven, The Netherlands) for stimulating discussions. We gratefully acknowledge MiPlaza (Eindhoven, The Netherlands) for material analysis. The authors acknowledge financial support from both Philips Research and Max-Planck Institute for Polymer Research (Mainz, Germany). K.A. acknowledges the Alexander von Humboldt Foundation for the funding provided in the framework of the Sofja Kovalevskaja Award endowed by the Federal Ministry of Education and Research, Germany.

■ REFERENCES

(1) Geim, A.K.; Novoselov, K. S. The Rise of Graphene. Nat. Mater. 2007, 6, 183−191.

(2) Avouris, P.; Chen, Z. H.; Perebeinos, V. Carbon Based Electronics. Nat. Nanotechnol. 2007, 2, 605−615.

(3) Bonaccorso, F.; Sun, Z.; Hasan, T.; Ferrari, A. C. Graphene Photonics and Optoelectronics. Nat. Photonics 2010, 4, 611−622.

(4) Kim, K.; Choi, J. Y.; Kim, T.; Cho, S. H.; Chung, H. J. A Role for Graphene in Silicon-Based Semiconductor Devices. Nature 2011, 479, 338−344.

(5) Avouris, P.; Chen, Z. H.; Perebeinos, V. Carbon Based Electronics. Nat. Nanotechnol. 2007, 2, 605−615.

(6) Schwierz, F. Graphene Transistors. Nat. Nanotechnol. 2010, 5, 487−496.

(7) Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. Science 2004, 306, 666−669.

(8) Avouris, P.; Xia, F. Graphene Applications in Electronics and Photonics. MRS Bull. 2012, 37, 1225−1234.

(9) Liao, L.; Duan, X. Graphene for Radio Frequency Electronics. Mater. Today 2012, 15, 328−338.

(10) Liao, L.; Lin, Y. C.; Bao, M.; Cheng, R.; Bai, J.; Liu, Y.; Qu, Y.; Wang, K. L.; Huang, Y.; Duan, X. High-Speed Graphene Transistors with a Self-Aligned Nanowire Gate. Nature 2010, 467, 305−308.

(11) International Technology Roadmap for Semiconductors. www. itrs.net (accessed April 21, 2015).

(12) Sze, S. M.; Ng, K. K. Physics of Semiconductor Devices, 3r[d ed.;](www.itrs.net) Wiley: NJ, 2007.

[\(13\)](www.itrs.net) Novoselov, K. S.; Falko, V. I.; Colombo, L.; Gellert, P. R.; Schwab, M. G.; Kim, K. A Roadmap for Graphene. Nature 2012, 490, 192−200.

(14) Xia, F.; Perebeinos, V.; Lin, Y. M.; Wu, Y.; Avouris, P. The Origins and Limits of Metal−Graphene Junction Resistance. Nat. Nanotechnol. 2011, 6, 179−184.

(15) Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D.; Piner, R.; Velamakanni, R.; Jung, I.; Tutuc, E.; Banerjee, S. K.; Colombo, L.; Ruoff, R. S. Large-Area Synthesis of High-Quality and Uniform Graphene Films on Copper Foils. Science 2009, 324, 1312−1314.

(16) Kang, J.; Shin, D.; Bae, S.; Hong, B. H. Graphene Transfer: Key for Applications. Nanoscale 2012, 4, 5527−5537.

(17) Blake, P.; Yang, R.; Morozov, S. V.; Schedin, F.; Ponomarenko, L. A.; Zhukov, A. A.; Grigorieva, I. V.; Novoselov, K. S.; Geim, A. K. Influence of Metal Contacts and Charge Inhomogeneity on Transport Properties of Graphene Near the Neutrality Point. Solid State Commun. 2009, 149, 1068−1071.

(18) Iqbal, M. Z.; Singh, A. K.; Iqbal, M. W.; Seo, S.; Eom, J. Effect of e-Beam Irradiation on Graphene Layer Grown by Chemical Vapor Deposition. J. Appl. Phys. 2012, 111, 084307.

(19) Teweldebrhan, D.; Balandin, A. A. Modification of Graphene Properties due to Electron-Beam Irradiation. Appl. Phys. Lett. 2009, 94, 013101.

(20) Shen, X.; Wang, H.; Yu, T. How Do the Electron Beam Writing and Metal Deposition Affect the Properties of Graphene During Device Fabrication? Nanoscale 2013, 5, 3352−3358.

(21) Giovannetti, G.; Khomyakov, A.; Brocks, G.; Karpan, V. M.; van den Brink, J.; Kellyet, P. J. Doping Graphene with Metal Contacts. Phys. Rev. Lett. 2008, 101, 026803.

(22) Huard, B.; Stander, N.; Sulpizio, J. A. Goldhaber-Gordon, D.; Evidence of the Role of Contacts on the Observed Electron-Hole Asymmetry in Graphene. Phys. Rev. B 2008, 78, 121402(R).

(23) Gong, C.; McDonnell, S.; Qin, X.; Azcatl, A.; Dong, H.; Chabal, Y. J.; Cho, K.; Wallace, R. M. Realistic Metal-Graphene Contact Structures. ACS Nano 2014, 8, 642−649.

(24) Leonard, F.; Talin, A. A. Electrical Contacts to One- and Two-Dimensional Nanomaterials. Nat. Nanotechnol. 2011, 6, 773−783.

(25) Robinson, J. A.; LaBella, M.; Zhu, M.; Hollander, M.; Kasarda, R.; Hughes, Z.; Trumbull, K.; Cavalero, R.; Snyder, D. Contacting Graphene. Appl. Phys. Lett. 2011, 98, 053103.

(26) Smith, J. T.; Franklin, A. D.; Farmer, D. B.; Dimitrakopoulos, C. D. Reducing Contact Resistance in Graphene Devices Through Contact Area Patterning. ACS Nano 2013, 7, 3661−3667.

(27) Xu, H.; Wang, S.; Zhang, Z.; Wang, Z.; Xu, H.; Peng, L. M. Contact Length Scaling in Graphene Field-Effect Transistors. Appl. Phys. Lett. 2012, 100, 103501.

(28) Russo, S.; Craciun, M. F.; Yamamoto, M.; Morpurgo, A. F.; Tarucha, T. Contact Resistance in Graphene-Based Devices. Phys. E 2010, 42, 677−679.

(29) Malec, C. E.; Davidovic, D. Vacuum-Annealed Cu Contacts for Graphene Electronics. Solid State Commun. 2011, 151, 1791−1793.

(30) Chen, C. W.; Ren, F.; Chi, G. C.; Hung, S. C.; Huang, Y. P.; Kim, J.; Kravchenko, I. I.; Pearton, S. J.; Ozone, U. V. Treatment for Improving Contact Resistance on Graphene. J. Vac. Sci. Technol., B: Nanotechnol. Microelectron.: Mater., Process., Meas., Phenom. 2012, 30, 060604.

(31) Balci, O.; Kocabas, C. Rapid Thermal Annealing of Graphene-Metal Contact. Appl. Phys. Lett. 2012, 101, 243105.

(32) Li, W.; Lianf, Y.; Yu, D.; Peng, L.; Pernstich, K. P.; Shen, T.; Hight, A. R.; Cheng, G.; Hacker, C. A.; Richter, C. A.; Li, Q.; Gundlach, D. J.; Liang, X. Ultraviolet/Ozone Treatment to Reduce Metal-Graphene Contact Resistance. Appl. Phys. Lett. 2013, 102, 183110.

(33) Huang, B. C.; Zhang, M.; Wang, Y.; Woo, J. Contact Resistance in Top-Gated Graphene Field-Effect Transistors. Appl. Phys. Lett. 2011, 99, 032107.

(34) Hsu, A.; Wang, H.; Kim, K. K.; Kong, J.; Palacios, T. Impact of Graphene Interface Quality on Contact Resistance and RF Device Performance. IEEE Electron Device Lett. 2011, 32, 1008−1010.

(35) Lee, J.; Kim, Y.; Shin, H. J.; Lee, C. S.; Lee, D.; Moon, C. Y.; Lim, J.; Jun, S. C. Clean Transfer of Graphene and its Effect on Contact Resistance. Appl. Phys. Lett. 2013, 103, 103104.

(36) Choi, J.; Kim, H.; Park, J.; Iqbal, W.; Iqbal, Z.; Eom, J.; Jung, J. Enhanced Performance of Graphene by Using Gold Film for Transfer and Masking Process. Curr. Appl. Phys. 2014, 14, 1045−1050.

(37) Li, W.; Hacker, C. A.; cheng, G.; Liang, Y.; Tian, B.; Hight Walker, A. R.; Richter, C. A.; Gundlach, D. J.; Liang, X.; Peng, L. Highly Reproducible and Reliable Metal/Graphene Contact by Ultraviolet-Ozone Treatment. J. Appl. Phys. 2014, 115, 114304.

(38) Fisichella, G.; Di Franco, S.; Fiorenza, P.; Lo Nigro, R.; Roccaforte, F.; Tudisco, C.; Condorelli, G. G.; Piluso, N.; Sparta, N.; Lo Verso, S.; Accardi, C.; Tringali, C.; Ravesi, S.; Giannazzo, F. Microand Nanoscale Electrical Characterization of Large-Area Graphene Transferred to Functional Substrates. Beilstein J. Nanotechnol. 2013, 4, 234−242.

(39) Klootwijk, J. H.; Timmering, C. E. Merits and Limitations of Circular TLM Structures for Contact Resistance Determination for Novel III-V HBTs. ICMTS 2004, Proc. Int. Conf. Microelectron. Test Struct. 2004, 17, 247−252.

(40) Marlow, G. S.; Das, M. B. The Effect of Contact Size and Non-Zero metal Resistance on the Determination of Specific Contact Resistance. Solid-State Electron. 1982, 25, 91−94.

(41) Ahmad, D.; Arora, B. M. Investigation of AuGeNi Contacts Using Rectangular and Circular Transmission Line Model. Solid-State Electron. 1995, 35, 1441−1445.